E1 framer verilog işler

Filtre

Son aramalarım
Şuna göre filtrele:
Bütçe
ile
ile
ile
Tür
Beceri
Diller
    İş Durumu
    2,497 e1 framer verilog iş bulundu, ücretlendirmeleri EUR

    I am enclosing description in the files.

    €34 / hr (Avg Bid)
    €34 / hr Ortalama Teklif
    4 teklifler

    Hi All, We have a website built on Magento 1 platform. The theme that we are using is already heavily customized, however, we'd like to customize the product page a bit more. We want our product page to look exactly like this: [URL'yi görüntülemek için giriş yapın] Please bear in your mind that the customization should be responsive.

    €283 (Avg Bid)
    €283 Ortalama Teklif
    22 teklifler

    Verilog/System Verilog module to implement an FSM in the document that will be provided. The 7 segment display on the DE0-CV FPGA board will also be used to show its use. Document will be provided once discussed.

    €26 (Avg Bid)
    €26 Ortalama Teklif
    6 teklifler

    Document with full requirements will be shared once discussed with person up for the job. Verilog code in top down design for a 4-bit ALU. A test bench will be needed to test design and needs to be able to program DE0-CV FPGA board to implement the full design.

    €87 (Avg Bid)
    €87 Ortalama Teklif
    11 teklifler

    Verilog/System Verilog module to implement an FSM in the document that will be provided. The 7 segment display on the DE0-CV FPGA board will also be used to show its use. Document will be provided once discussed.

    €138 (Avg Bid)
    €138 Ortalama Teklif
    2 teklifler

    Hi, I have a simple Excel sheet which contains: [latitude],[longitude] in cell C4 time in cell E1 (in following format 19/04/2019 16:00) each time when sheets refreshes with data there might be different values in those two cells I need someone to integrate DarkSky API (pls find documentation below: [URL'yi görüntülemek için giriş yapın]) pls note than in order to c...

    €77 (Avg Bid)
    €77 Ortalama Teklif
    10 teklifler

    Verilog needed to be used Please if you can in between the main block of codes if you can explain the function of that certain code, such as lowering the intern clock to 10Hz, or what not. Thanks

    €19 (Avg Bid)
    €19 Ortalama Teklif
    3 teklifler

    Need to know the knowledge of Blockchain algorithm and FPGA programming(VHDL/Verilog), C++ programming. Will discuss more via interview.

    €898 (Avg Bid)
    €898 Ortalama Teklif
    16 teklifler
    Verilog code Bitti left

    Need a verilog code to count spaces in a parking lot using 7 segment led

    €25 (Avg Bid)
    €25 Ortalama Teklif
    14 teklifler

    Hi, I'm looking for a long term partner to develop my shopify website. The first milestone of the job would be to create a similar page to this : [URL'yi görüntülemek için giriş yapın] Where the user enters his text, chooses the metal color, etc. and the picture updates in real time. Let me know if this is a project that interest's you, so we could discuss ...

    €21 / hr (Avg Bid)
    €21 / hr Ortalama Teklif
    48 teklifler

    We have a ready website : www.muvtravel.com. We are going to build Mobil app for our project as well. Based on our research we want to go with hybrid technology such as React Native. While our team is working on getting the back-end ready, We need The front-end prototype up and running (Framer X) we have approx 12 pages to start with. We need someone who knows both framerX and React native very we...

    €513 (Avg Bid)
    €513 Ortalama Teklif
    48 teklifler

    Hi, I'm looking for a long term partner to develop my shopify website. The first milestone of the job would be to create a similar page to this : [URL'yi görüntülemek için giriş yapın] Where the user enters his text, chooses the metal color, etc. and the picture updates in real time. Let me know if this is a project that interest's you, so we could discuss ...

    €13 / hr (Avg Bid)
    €13 / hr Ortalama Teklif
    50 teklifler

    I need you to arrange SS7 access including a bunch of SCCP global titles. Monthly fixed payment for connectivity up to 1mio MSU to the provider. Connectivity over ipsec/sigtan M2PA preferred but other scenarios possible (MTP2 on E1, SCCP forwarding, M3UA). Please provide information on your connectivity, source of GT (operator/country) and additional info. If not your bid is not considered Serv...

    €625 (Avg Bid)
    €625 Ortalama Teklif
    2 teklifler

    Processor logic design using system verilog

    €46 (Avg Bid)
    €46 Ortalama Teklif
    7 teklifler

    Hello! We need a highly motivated person or team to create a promotional video for our app. The video will be 2 minutes or less. This will be the first video and we will have more in the future if we like what you produce. We will want the final video file as well as the source files. This way we can tweak or perfect the video in the future. We will provide the script and storyboard for the vid...

    €437 (Avg Bid)
    €437 Ortalama Teklif
    67 teklifler

    Need verilog modules of VGA_Controller, Oscilloscope, Signal Generator, CDMA Transmitter, CDMA Receiver. The Signal Generator should be generating chips using Walsh Generator.

    €104 (Avg Bid)
    €104 Ortalama Teklif
    3 teklifler

    Implementation of the State Machine described in CCSDS 232.1-B-2. (https://public.ccsds.org/Pubs/232x1b2e1.pdf#search=232%2E1) Only Section 5.3.3 is needed. The developer will implement the State Machine with input as Events (E1 to E46). The conditions of the Events are not wanted. The developer will write a program where: 1. When an Event occurs (Event in the Event Number Column of Table 5-1) upd...

    €216 (Avg Bid)
    €216 Ortalama Teklif
    25 teklifler

    Develop a VHDL or Verilog code using Asynchronous design methodology.

    €71 (Avg Bid)
    €71 Ortalama Teklif
    4 teklifler

    I need an assembly MIPS programming language program for demoing my project that did in system verilog language. It should not be more than 250 lines of codes in MIPS and it could be a Maze or Pack Man or another idea depending on the mentor. I will demo this on FPGA that already have these works and files already. here is some description of the task. Every demo must use the VGA monitor as an out...

    €280 (Avg Bid)
    €280 Ortalama Teklif
    3 teklifler

    develop a code for Tic Tac Toe Game using verilog, for the game square, Implement a Moore state machine for a single square.

    €40 (Avg Bid)
    €40 Ortalama Teklif
    6 teklifler

    A verilog module shall be generated, that reboots a 7 series FPGA. It shall be compatible with all 7 series FPGAs, but at least with the following: - XC7A200T-2FBG676C - XC7K160T-2FFG676I - XC7K325T-2FFG676I The module will be tested on existing hardware, which uses master SPI x4 boot mode. The module input should be: - clk - up to 160MHz - reboot - a rising edge on this pin shall trigger the r...

    €171 (Avg Bid)
    €171 Ortalama Teklif
    3 teklifler

    Hi Eslam E., I noticed your profile and would like to offer you my project. We can discuss any details over chat. The project is similar to previous verilog alarm clock codes that you have completed

    €45 (Avg Bid)
    €45 Ortalama Teklif
    1 teklifler

    Alarm clock using Verilog and implemented on DE0-CV. Details included in the uploaded file. I need it fast. I know a similar lab has been completed by several of you. This would be minor changes.

    €193 (Avg Bid)
    €193 Ortalama Teklif
    5 teklifler

    We are a very busy London eCommerce studio always in the lookout for talented and hardworking freelance artworkers. The tasks are varied and are focused on artwork production in support of our design team. Skills Photoshop, Illustrator, Sketch and ideally Framer.

    €15 / hr (Avg Bid)
    €15 / hr Ortalama Teklif
    21 teklifler

    I wand to design a project using Verilog to transfer data from USB to a memory with help of USB controller. The usb controller is CYUSB301X/CYUSB201X Memory is EPM2210F256C3N

    €566 (Avg Bid)
    €566 Ortalama Teklif
    5 teklifler

    I wand to design a project using Verilog to transfer data from USB to a memory with help of USB controller. The usb controller is CYUSB301X/CYUSB201X Memory is EPM2210F256C3N

    €170 (Avg Bid)
    €170 Ortalama Teklif
    4 teklifler

    In this project, you will have to design a sequential circuit. The final design will be implemented on an FPGA, therefore, you first have to design an FSM using the hardware description language Verilog.

    €25 (Avg Bid)
    €25 Ortalama Teklif
    14 teklifler

    I need you to provide SS7 access including a bunch of SCCP global titles. Montly fixed payment for connectivity up to 1mio MSU. Connectivity over ipsec/sigtan M2PA preferred but other scenarios possible (MTP2 on E1, SCCP forwarding, M3UA). Please provide information on your connectivity, source of GT (operator/country) and additional info. If not your bid is not considered Service is used for M...

    €1148 (Avg Bid)
    Özellikli
    €1148 Ortalama Teklif
    12 teklifler

    I need a developer to develop scripting for testability measures of combinational logic circuit based on SCOAP algorithm using Perl. The two main components needed to compute in testability measures are controllability and observability. The main outcome of this project is it will predict the difficulty of testing internal circuit parts. The input netlist will be in Verilog format text file. Attac...

    €77 (Avg Bid)
    €77 Ortalama Teklif
    3 teklifler

    need some one to write a simulation on verilog. Please bid if u have verilog installed.

    €103 (Avg Bid)
    €103 Ortalama Teklif
    12 teklifler

    need help with quartus and Verilog and DE2board.

    €145 (Avg Bid)
    €145 Ortalama Teklif
    5 teklifler

    Game by verilog HDL to implement it on FPGAs Seven segments display random decimal numbers and gamer using switches to write that number as a binary.

    €31 (Avg Bid)
    €31 Ortalama Teklif
    3 teklifler

    We want a DDR3 controller for a 7 series FPGA with the following specification: - DDR3 Speed: 533MHz (DDR3-1066) - DDR3 component: MT41K1G8SN-125:A - FPGA: XC7K160T-2FFG676I The controller shall have the following interfaces to the top level: - AXI slave for incoming write data - 32bits width - AXI master for outgoing read data - 32bits width - write enable signal which enables the AXI slave inte...

    €721 (Avg Bid)
    €721 Ortalama Teklif
    6 teklifler

    AS discussed projects on Verilog_programing --using, Verisim we have new work in verilog programing, Reply soon if you can do, for these two we have INR 5500/ for you [URL'yi görüntülemek için giriş yapın] [URL'yi görüntülemek için giriş yapın]

    €2 / hr (Avg Bid)
    €2 / hr Ortalama Teklif
    1 teklifler

    We have a Cisco 3800 that is setup with a E1 (PRI), we need the following 1. Setup Dial Peer or modify existing to allow calls Inbound to SIP 2. Setup Dial Peer to allow SIP to send calls through the PRI 3. Setup access List Please contact us if you are able to work with us.

    €169 (Avg Bid)
    €169 Ortalama Teklif
    4 teklifler

    We have existing hardware based on Xilinx XC7K160T-2FFG676 and TI DAC5682ZIRGC25 We want a verilog interface that accepts 32bit axi stream and is capable of speeds in excess of 400Msps. If needed, the internal interface can be 64bit axi stream on half the sample rate, but the external data rate to the DAC must be 400MSps or higher. A 2nd module must contain the SPI interface for the DAC. A sta...

    €858 (Avg Bid)
    €858 Ortalama Teklif
    6 teklifler

    I want to do image processing for some of my images its basically a red color segmentation from the image and detect the patterns using verilog..... the image size is 240x240

    €264 (Avg Bid)
    €264 Ortalama Teklif
    12 teklifler

    I have the hash algorithm that already implemented in c++ and opencl. I want to convert these hash code into VHDL or verilog.

    €178 (Avg Bid)
    €178 Ortalama Teklif
    1 teklifler

    The project goal is the implementation of a Verilog module to interface a high-speed ADC (250MSps) using DDR. The IO/delay shall be dynamically adjusted after reset thru a test pattern match using a test mode of the ADC. As part of the project a simulation test bench needs to be set-up to verify proper function of the interface.

    €1142 (Avg Bid)
    €1142 Ortalama Teklif
    15 teklifler

    Hi olegkaravaev84, I noticed your profile and would like to offer you my SystemVerilog/Verilog FP{GA project. We can discuss any details over chat.

    €401 / hr (Avg Bid)
    €401 / hr Ortalama Teklif
    1 teklifler

    an expert on FPGA and Verilog should bid only...

    €139 (Avg Bid)
    €139 Ortalama Teklif
    13 teklifler
    Verilog Design Bitti left

    I have one architecture, needs the RTL verilog code for the design to be made and followed by placement and routing to derive the power.

    €122 (Avg Bid)
    €122 Ortalama Teklif
    10 teklifler

    1. Vivado HLS fixed code optimization 2. Introduction of parallelism and pipeling 3. c-simulation, synthesis and RTL-C cosim verification 4. IP generation in Vivado HLS 5. Intergration of IP generated in HLS in Verilog code

    €160 (Avg Bid)
    €160 Ortalama Teklif
    1 teklifler
    build mac unit Bitti left

    build mac unit using verilog language. I have already done the multypler part and I need help to build the rest

    €33 (Avg Bid)
    €33 Ortalama Teklif
    9 teklifler

    Our main goal to minimize the BW in client side with good quality of voice. We need some kind of bandwidth compression system ( up to 60-80% than usual SIP calls )from Server A to Server B. Server A = Asterisk server Server B = Asterisk Client server Explanation of the scenario: 1. server A ( asterisk server, with static IP) receiving VoIP calls , with sip protocol, using G711,G729 and/or G723...

    €1551 (Avg Bid)
    €1551 Ortalama Teklif
    6 teklifler

    Basically I would like to have the verilog coding to build on my basys3 hardware. required to control the LED with left and right pushbutton within a range, to code different frequency for the LED within that range, to code one letter on each 7segment and the speed of the letter being displayed is depend on the frequency coded to the led. to code a both left and right pushbutton to have the featur...

    €23 (Avg Bid)
    €23 Ortalama Teklif
    4 teklifler

    FPGA mining hardware - Xiling FPGA - Nexys Video - Can be leveraged from open source bitcoin miner code. - Based on Verilog. - Provide source code, constraints and full recipe for synthesis, implementation and bitstream generation - Connectivity via JTAG to the host (via USB). May consider UART instead, but as a less desirable solution. Mining software: bfgminer, cgminer or similar - Based on stra...

    €503 (Avg Bid)
    €503 Ortalama Teklif
    8 teklifler