Verilog vlsi project işler

Filtre

Son aramalarım
Şuna göre filtrele:
Bütçe
ile
ile
ile
Tür
Beceri
Diller
    İş Durumu
    2,597 verilog vlsi project iş bulundu, ücretlendirmeleri EUR
    Verilog HDL 6 gün left

    building a simple hardware description of a sequential circuit in Verilog HDL which goal is to produce clock signals for serial communication baud rate generators.

    €83 (Avg Bid)
    €83 Ortalama Teklif
    7 teklifler

    Hi, i have this coding about image processing using verilog that i took from here [URL'yi görüntülemek için giriş yapın] but i have a problem trying to make it synthesizable. Can you help me with that?

    €45 (Avg Bid)
    €45 Ortalama Teklif
    6 teklifler

    Hello, I have an accelerometer (I2C) and I want to read it and print the output on the terminal through UART. The code must be written in Verilog or SystemVerilog targeting Xilinx FPGAs. It will be tested in a Digilent Cmod A7. Design: I2C Master <-> FSM <-> UART

    €145 (Avg Bid)
    €145 Ortalama Teklif
    5 teklifler

    [URL'yi görüntülemek için giriş yapın] and research paper Explanation [URL'yi görüntülemek için giriş yapın] and PPT

    €56 (Avg Bid)
    €56 Ortalama Teklif
    1 teklifler

    I have a verilog model for DLL and the model needs to modify it based on some requirements. This is simple task for the one who has a good background in this context but you will get benifit from continuing with me in this project

    €14 (Avg Bid)
    €14 Ortalama Teklif
    4 teklifler

    I need someone who knows verilog hdml, quartus and modelsim.

    €13 (Avg Bid)
    €13 Ortalama Teklif
    2 teklifler

    Write 16 bit RISC processor verilog code and test bench code in structural programming. Explain the working of the code. Write a report of the project too. Don't write code in behavioral programming. Preferred software (ISE PROJECT NAVIGATOR)

    €84 (Avg Bid)
    €84 Ortalama Teklif
    2 teklifler

    Job Description :- We are a group building high performance configurable ASIC IPs that can fit inside a variety of products ranging from low power IoT ASICs to good performance Desktop/Server ASICs. The work centers around some of the advanced areas of chip design such as Cache Coherency, Virtual Channels and traffic performances, Pipelining for high-speed data and control logic, Clock-gating ...

    €473 (Avg Bid)
    €473 Ortalama Teklif
    9 teklifler

    Parsing Infix notation to ONP i Verilog [FGPA] and calculating the value in two modules

    €25 (Avg Bid)
    €25 Ortalama Teklif
    2 teklifler

    I need someone who knows verilog hdml, quartus and modelsim.

    €18 (Avg Bid)
    €18 Ortalama Teklif
    8 teklifler

    Skillset Requirements : - Work with Hardware and Design Engineer to define the Board Design Architecture, system requirements, component selections and implementation. - Accountable for developing FPGA designs, board bringup, retrospective, continuous improvements and documentation at system level. - Work on RTL coding using Verilog, performing simulations using ModelSim or QuestaSim, proficient i...

    €480 (Avg Bid)
    €480 Ortalama Teklif
    4 teklifler

    Debugging a clock recovery model in verilog

    €18 (Avg Bid)
    €18 Ortalama Teklif
    3 teklifler

    Do NOT big if you don't have the knowledge. This task is simple but it needs some background so you don't have to spend too much time to think about it if you have the strong knowledge ok! I have a model for a clock recovery including encoder/decoder with the emphasis to the decoder, the decoder needs to estimate the clock from the data, the model already does this job but I need to add ...

    €15 (Avg Bid)
    €15 Ortalama Teklif
    6 teklifler
    Verilog coding Bitti left

    write a verilog code from RAM using icaurus verilog

    €5 / hr (Avg Bid)
    €5 / hr Ortalama Teklif
    5 teklifler

    8 point fft algorithm using verilog [URL'yi görüntülemek için giriş yapın] complete explanation for the project (what is done, brief explanation and why it is done) [URL'yi görüntülemek için giriş yapın] explanation for the base paper [URL'yi görüntülemek için giriş yapın] for the code

    €13 (Avg Bid)
    €13 Ortalama Teklif
    2 teklifler
    €30 Ortalama Teklif
    5 teklifler

    Practical FPGA Design and Interfacing Structure of exam: Programming using Quartus Prime Software : Quartus Prime 18.1 Language: Verilog HDL

    €105 (Avg Bid)
    €105 Ortalama Teklif
    7 teklifler

    Verilog simple calculator using FPGA with 4x4 keypad and 7 segment display

    €93 (Avg Bid)
    €93 Ortalama Teklif
    8 teklifler

    I need help with verilog code, and PICSIMLab

    €14 (Avg Bid)
    €14 Ortalama Teklif
    6 teklifler

    To develop the firmware that is able to display single image sequence in GIF format, using a development board based at Spartan 6-7 and a couple of LED panels. Language: System Verilog only (!)

    €477 (Avg Bid)
    €477 Ortalama Teklif
    3 teklifler

    I need a Verilog programmer for a short project.

    €13 / hr (Avg Bid)
    €13 / hr Ortalama Teklif
    11 teklifler

    To design convolutional neural network with various techniques (simple loops, with hardware loops, with loop unrolling and the combination of hardware loops and loop unrolling) using python, to convert the python code to verilog HDL and implement it using fpga.

    €191 (Avg Bid)
    €191 Ortalama Teklif
    4 teklifler

    I need a good verilog programmer who is also good at arduino

    €16 / hr (Avg Bid)
    €16 / hr Ortalama Teklif
    9 teklifler
    Verilog code Bitti left

    Need someone who is well versed in verilog and microcontrollers.

    €30 / hr (Avg Bid)
    €30 / hr Ortalama Teklif
    13 teklifler

    hello , i need expert in verilog hdl , so he can work with the simple project thank you

    €18 (Avg Bid)
    €18 Ortalama Teklif
    7 teklifler

    (VERILOG PROJECT) ADD A RESET INPUT TO THE PROCESSOR 1. Provided processor design implements the register resets using initial blocks and for loops. Initial blocks cannot be synthesized. Remove all the initial blocks and change the registers in the processor to resettable and synthesizable ones. Add a reset input to the processor and in testbench apply reset signal for 2 clock cycles before the pr...

    €42 (Avg Bid)
    €42 Ortalama Teklif
    5 teklifler

    cần code verilog theo bài báo này [URL'yi görüntülemek için giriş yapın]

    €52 (Avg Bid)
    €52 Ortalama Teklif
    4 teklifler

    This is actually for my microprocessor lesson. Everything you need is in attached files. The Word file will explain everything you need to complete.

    €84 (Avg Bid)
    €84 Ortalama Teklif
    2 teklifler

    Hi, We are looking for part time trainer who can train in VLSI.. interested candidates please send your details [Removed by Freelancer.com Admin for offsiting - please see Section 13 of our Terms and Conditions] Thanks Team Vigos

    €19 / hr (Avg Bid)
    €19 / hr Ortalama Teklif
    4 teklifler

    AXI MM PCIe soft IP design in VIVADO with proper test bench and clear explanation on PCI BAR and AXI BAR. Interface simple custom AXI GPIO IP i have to control from host PCIe BAR Address.

    €142 (Avg Bid)
    €142 Ortalama Teklif
    5 teklifler

    I need someone to help me on verilog-A to sketch simple things

    €24 (Avg Bid)
    €24 Ortalama Teklif
    5 teklifler

    I need Number theoretic transform implementation (NTT) and Inverse NTT using Verilog. A reference file is uploaded below. Show the results using an example n degree polynomial.

    €24 (Avg Bid)
    €24 Ortalama Teklif
    3 teklifler

    Clock Domain Crossing (CDC) in VLSI

    €74 (Avg Bid)
    €74 Ortalama Teklif
    6 teklifler

    we want a efficient 8-point fft verilog code which can be synthesized and connected to AXI-4 bus which can act as an hardware accelerator to the existing risc-v.

    €96 (Avg Bid)
    €96 Ortalama Teklif
    1 teklifler

    VLSI graphical design for scaling using software like LT Sice etc.

    €111 (Avg Bid)
    €111 Ortalama Teklif
    4 teklifler

    Image processing on FPGA using [URL'yi görüntülemek için giriş yapın] a image and do threshold operation like this

    €57 (Avg Bid)
    €57 Ortalama Teklif
    3 teklifler

    Hi, I have an accelerometer (I2C) and I want to read it and print the output on the terminal through UART. The code must be written in Verilog or SystemVerilog targeting Xilinx FPGAs. It will be tested in a Digilent Cmod A7. Design: I2C Master <-> FSM <-> UART

    €18 (Avg Bid)
    €18 Ortalama Teklif
    2 teklifler

    I need a working code in Verilog that is able to successfully simulate, synthesize and generate bitstream on Xilinx Vivado for FPGA. The code should be able to implement a Convolutional Neural Network and take as input weights and biases from a pretrained model in Python and then use them to identify the 28x28 pixel test image from a MNIST database. Whatever digit is identified by the code, releva...

    €257 (Avg Bid)
    €257 Ortalama Teklif
    10 teklifler

    Hi! I want to deploy a custom RISC-V processor on FPGA. There are two tasks: 1. Deploy the core to run C codes on it and blink an LED (the core is implemented in Verilog and synthesizable). 2. Boot Linux Kernel (files are ready). I want to deploy the processors on the ZCU102 Zynq MPSoC Board (Zynq UltraScale) FPGA.

    €421 (Avg Bid)
    €421 Ortalama Teklif
    6 teklifler

    I need someone fix verilog code and run it in nexys 2

    €19 (Avg Bid)
    €19 Ortalama Teklif
    3 teklifler

    I need someone who can fix verilog code and run it in nexys 2

    €32 (Avg Bid)
    €32 Ortalama Teklif
    4 teklifler

    Description Proposing and computer implementation of a heuristic program supporting the process of formal verification of digital circuit models using the constraints programming method. You should propose and implement an algorithm, and then test it on a set of selected hardware models in VHDL, Verilog or SystemC. Required knowledge of modern digital and microprocessor systems, ease of creating a...

    €60 (Avg Bid)
    €60 Ortalama Teklif
    1 teklifler

    Can you fix a verilog project and run it in nexys 2 and write report about it

    €8 (Avg Bid)
    €8 Ortalama Teklif
    1 teklifler

    I need someone who can fix verilog code and run it in nexys 2

    €15 (Avg Bid)
    €15 Ortalama Teklif
    3 teklifler

    I am looking for someone who can design FPGA mining bitstreams . I'm looking for someone who can work with me long term . This is a very serious project. Looking for experienced FPGA programmer with Verilog skills that can develop bitstreams for BCU1525 (Xilinx VU9P) deployable on the Minerator shell. Equihash variants and X.. variants (x16r - requires changing two BCUs) would be highest prio...

    €1080 (Avg Bid)
    €1080 Ortalama Teklif
    4 teklifler

    Make a binary adder that has a dividend of 8 bits, divisor of 4 bits, quotient of 4 bits and remainder of 4 bits. Must be long division by subtracting and shifting. Must also have a testbench that outputs the results asked for in the .pdf file.

    €20 (Avg Bid)
    €20 Ortalama Teklif
    10 teklifler

    I need the help of someone who could help me propose and implement an algorithm using constraints programming methods that supports formal verification of digital models that can be used on hardware models in c Precisely or VHDl,verilog, e.t.c, and also i will need a report proposal on this to get it approved its quite urgent please, your help would be highly appreciated

    €41 (Avg Bid)
    €41 Ortalama Teklif
    4 teklifler

    I need someone who is really good and fast in writing Verilog HDL module similar to the attached file tasks and submit the work back to me in less than 2 hours. I need the project to be completed on Tuesday 4 May 2021. The project will start exactly at 1:30 pm and I need it submitted back to me by 3:00 pm Saudi Arabia timing. I hope you have the time and agree to do my project hope to hear from yo...

    €34 (Avg Bid)
    €34 Ortalama Teklif
    1 teklifler
    Logic Design Bitti left

    I need someone who is really good and fast in writing Verilog HDL module similar to the attached file tasks and submit the work back to me in less than 2 hours. I need the project to be completed on Tuesday 4 May 2021. The project will start exactly at 1:30 pm and I need it submitted back to me by 3:00 pm Saudi Arabia timing.

    €55 (Avg Bid)
    €55 Ortalama Teklif
    5 teklifler

    Looking for an experienced fpga engineer to help me get going with Verilog and just basic fpga planning, resource allocation , memory controllers, ip use. Multiple sessions [Removed by Freelancer.com Admin for offsiting - please see Section 13 of our Terms and Conditions] maybe 3 times a week 1 hour per session

    €16 / hr (Avg Bid)
    €16 / hr Ortalama Teklif
    6 teklifler