Hi,
I hope you are doing well and enjoying digital design.I believe implementing a design right form modeling until verifying it on an FPGA is always a very special experience.
I had the joy of building MIPS with further adjustments of my own about 2 years ago. As my graduation project, it was a very good experience, especially when our programs ran properly on an Altera Cyclone V FPGA in front of the examiners' committee. (you can take a look at it in my portfolio )
Throughout my 3 years of experience in the field, I had designed and implemented a part of LTE's physical layer right from the Matlab model, through RTL coding & simulations, till later back-end stages.
To verify and test my projects, I usually simulated most of them using Verilog testbench and I used also UVM environments as well in verifying other projects such as for ALU and adder modules.
I am really excited to return to work with MIPS and I would love to chat with you about your requirements and code.
I wish you get the best out of this project.
- Eslam