Kapalı

Xilinx Vivado 2019 expert for signal processing of GPS. C++, VHDL programming. -- 2

The project is to implement a GPS / Galileo signal tracking algorithm into the FPGA side of a Zynq 7020.

A first algorithm has been already developed and validiated on Matlab.

The scope of this job is

Task-1.1 FPGA Design to convert the GNSS tracking algorithms given in C++ by 3D Aerospace for to the FPGA (in VHDL) side of a Zynq-7020 using Vivado 2019.1 (baremetal)

Task-1.2 Validation of the VHDL design using 3D Aerospace pre-recording data on Zedboard

Task-1.3(optional) Development of a Petalinux application for real-time implementation (v2019.1)

Task-1.4 Provide a clean code with the associated documentation.

Task-2.1 FPGA Design to convert the GNSS demodulation algorithms given in C++ by 3D Aerospace for to the FPGA (in VHDL) side of a Zynq-7020 using Vivado 2019.1 (baremetal)

Task-2.2 Validation of the VHDL design using 3D Aerospace pre-recording data on Zedboard

Task-2.3(optional) Development of a Petalinux application for real-time implementation (v2019.1)

Task-2.4 Provide a clean code with the associated documentation.

Please apply if you can write the program using VHDL and test the firmware via teamviewer.

Beceriler: C Programlama, Matlab ve Mathematica , Verilog / VHDL, C++ Programlama, FPGA

Daha fazlasını gör: multisim audio signal processing project help, ofdm signal processing, signal processing excel, matlab signal processing freelance, radar signal processing jobs, audio signal processing net development, audio signal processing python, signal processing matlab project, signal processing money, radar signal processing simple project, metatrader email signal processing, image signal processing outsourcing, signal processing matlab freelancer, digital signal processing expert required, c++ digital signal processing, digital signal processing (dsp) with python programming pdf, digital signal processing (dsp) with python programming, graph signal processing workshop 2019, graph signal processing 2019

İşveren Hakkında:
( 6 değerlendirme ) Chisinau, Moldova, Republic of

Proje NO: #31939624

Bu iş için 4 freelancer ortalamada $22/saat teklif veriyor

(4 Değerlendirme)
6.1
moaazkh96

Hi, I am digital design engineer, I have a broad knowledge of digital design in ASIC and FPGA using both VHDL and Verilog. I am using Vivado, ISE, and Quartus for FPGA, using DC, ICC, and prime-time for ASIC. and UVM Daha Fazla

$22 USD / saat tutarından itibaren
(35 Değerlendirme)
4.8
wjavaid046

FPGA VHDL Verilog Expert Here I understand that you want to design FPGA VHDL ,Verilog, C++ based project, yes I will design it for you just in 24 to 48 hours from now. I am expert in this field and having 3 years worki Daha Fazla

$20 USD / saat tutarından itibaren
(34 Değerlendirme)
4.9
Artimon16

In response to your latest job posting I am here to apply for the post of Developer position. I have an excellent background as a Developer along with my academic education in Computer Science and Technology. The exper Daha Fazla

$25 USD / saat tutarından itibaren
(1 Yorum)
3.0