Kapalı

DDR SD ram controller

DESIGN AND TEST OF A DDR SDRAM INTERFACE FOR FPGA SYSTEMS

Integrate and generate the IP core of DDR, then configure that IP Core, with DCM, PLL, FIFO, and some memory interface with State machine, possible to show the output of writing and reading the data,. with report of Area, power and delay,. Simulation in any standard simulator , Xilinx/Actel/libero

Beceriler: Elektrik Mühendisliği, Elektronik, FPGA, Mikrodenetleyici, Verilog / VHDL

Daha fazlasını gör: website design and build briefing of a software developer, ttps www freelancer com contest design and short animation of a human robot 372375 html, design state machine lock, combination lock state machine design using vhdl, dialogic state machine, design web site machine shop, design projects proe machine, poster design report, write lighting design report, zencart sales report state, design report aspnet, graphic design report layout styles, design report excel 10g, messenger project design report, design report openbravo erp

İşveren Hakkında:
( 0 değerlendirme ) India

Proje NO: #15826487

Bu iş için 11 freelancer ortalamada ₹28737 teklif veriyor

in %bids___i_period_sub_35% gün içinde27777%project_currencyDetails_sign_sub_37% %project_currencyDetails_code_sub_38%
(317 Değerlendirme)
7.6
eopskzs

DDR controller core will be generated for selected Xilinx FPGAs as requested in project description. A report will than be generated and simulation results will be shown in ModelSIM. Relevant Skills and Experience Xil Daha Fazla

in %bids___i_period_sub_35% gün içinde25000%project_currencyDetails_sign_sub_37% %project_currencyDetails_code_sub_38%
(2 Değerlendirme)
4.1
trutony

hello dear!I am interested in your project. Relevant Skills and Experience electronic , control engineering Proposed Milestones ₹27777 INR - finish I can do it well.

in %bids___i_period_sub_35% gün içinde27777%project_currencyDetails_sign_sub_37% %project_currencyDetails_code_sub_38%
(6 Değerlendirme)
3.7
vlsirajagopal

DDR SDRAM design verification using standard EDA tool and language.(verilog/system verilog). Relevant Skills and Experience Having more than 6 years industry experience in writing verilog/systemverilog design and DV. Daha Fazla

in %bids___i_period_sub_35% gün içinde36666%project_currencyDetails_sign_sub_37% %project_currencyDetails_code_sub_38%
(5 Değerlendirme)
3.5
alinayyar

Dear, We will use xilinx and verilog for coding purposes. We will give RS-232 interface for sending and receiving data to and from FPGA board. Regards, Relevant Skills and Experience 7+ years experience in Rnd Organiz Daha Fazla

in %bids___i_period_sub_35% gün içinde27777%project_currencyDetails_sign_sub_37% %project_currencyDetails_code_sub_38%
(2 Değerlendirme)
1.5
hammadsamikhan

I have more than 4 years experience in fpga Ip core development

in %bids___i_period_sub_35% gün içinde33333%project_currencyDetails_sign_sub_37% %project_currencyDetails_code_sub_38%
(2 Değerlendirme)
0.6
chanchal6891

A proposal has not yet been provided

in %bids___i_period_sub_35% gün içinde27777%project_currencyDetails_sign_sub_37% %project_currencyDetails_code_sub_38%
(0 Değerlendirme)
0.0
ubtblr

Please refer to [login to view URL] for our experience/expertise and academic background. We are experts in hardware/software design/development. Relevant Skills and Experience hardware/software design/development. Ex Daha Fazla

in %bids___i_period_sub_35% gün içinde27777%project_currencyDetails_sign_sub_37% %project_currencyDetails_code_sub_38%
(0 Değerlendirme)
0.0
hungfreelancer

I have 10 years of experiences in design and verify using Verilog and SystemVerilog HDL. I have experience of using DE1, DE2 (Altera), Virtex7(Xillinx),.. Please choose me. Best Regards. Relevant Skills and Experience Daha Fazla

in %bids___i_period_sub_35% gün içinde15555%project_currencyDetails_sign_sub_37% %project_currencyDetails_code_sub_38%
(0 Değerlendirme)
0.0
in %bids___i_period_sub_35% gün içinde44444%project_currencyDetails_sign_sub_37% %project_currencyDetails_code_sub_38%
(1 Yorum)
0.0
alexstyle

D velopement environment xilinx ise and simulation Isim or modelsim. You need to create your own customized ipcore ?

in %bids___i_period_sub_35% gün içinde22222%project_currencyDetails_sign_sub_37% %project_currencyDetails_code_sub_38%
(0 Değerlendirme)
0.0