Kapalı

Get data to an FPGA

Bu iş için 6 freelancer ortalamada $128 teklif veriyor

liveexperts123

Hi there, I have read your project description and i'm confident i can do this project for you perfectly.I still have a few questions. please leave a message on my chat so we can discuss the budget and deadline of the Daha Fazla

$155 USD in 3 gün içinde
(13 Değerlendirme)
5.8
vlsirajagopal

having more than 8 years of experience in the field of verilog vhdl design and development. I can do this for you without any functional issues.

$155 USD in 3 gün içinde
(22 Değerlendirme)
5.3
prakashddit

Previously I worked on DMA and scattered gathered DMA from Specifications to RTL. I can provide you architectural ideas to design it.

1 gün içinde %bids___i_sum_sub_32%%project_currencyDetails_sign_sub_33% USD
(7 Değerlendirme)
3.7
umg536

Hello there, This is a default bid made. we'll discuss the price later in the chat after reading your project i can do this for you perfectly.I still have a few questions. please leave a message on my chat so we can di Daha Fazla

$155 USD in 3 gün içinde
(1 Yorum)
1.8
Subashthesolver

I need more description of what you would like to do. This will be my first project in freelancer if you opt me. I will give my 100 percent to the work assigned. You will never regret your choice.

$111 USD in 14 gün içinde
(0 Değerlendirme)
0.0
aproja

Im Nirob Relevant Skills and Experience Yess im good job

$155 USD in 3 gün içinde
(0 Değerlendirme)
0.0