I need help with this verilog and vhdl assignment. It must be done in quartus.
The details are attached. My budget is $40.
7 freelancers are bidding on average $40 for this job
Hi I am having 10 years of experience in VHDL and FPGA Design, I can complete this job in few hours itself, because I am good in understanding basic Of technology Thanks SK