Kapalı

Verilog task

Bu iş için 2 freelancer ortalamada ₹1325 teklif veriyor

rakendr7

hello, I've more than four experience in FPGA Design using VHDL and Verilog/Systemverilog. I've done multiple projects on Communication protocols and embedded applications

₹1250 INR in 2 gün içinde
(2 Değerlendirme)
3.6
minamagdy000

I have all of the needed skills that you’re looking for and I’m confident that I would be a qualified one for this role. My current job working as a modeling engineer at mentor graphics provided me with experience in h Daha Fazla

₹1400 INR in 4 gün içinde
(0 Değerlendirme)
0.0