Devam Ediyor

AES Encryption/Description with SHA256 key for zedboard

Given the Open Cores from the open cores project I want a simple module that is able to do the following on a Xilinx ZedBoard:

1. Given 256 bit BITKEY, scramble the input with a hard coded IDKEY in the FPGA and provide a AESKEY

2. The same response needs to be piped to an AES256 module from OPEN CORES in order to encrypt/decrypt a stream of data

INPUTS:

1. 256 BITKEY

2. selector BIT for encrypt decrypt (the output needs an XOR for decrypt)

3. stream of data as 256 bit 'chunks'. The architecture here should be trivial to support a driver easily.

OUPUTS:

1. 256 AESKEY

2. stream of encrypted/decrypted data as 256 'chunks'

DOCUMENTATION:

This should be the bulk of the work; There needs to be diagrams and specifications for reproduction on another ZedBoard. This should include:

1. Layout of blocks

2. FPGA registers used and how the driver should interact with them

3. Maximum bandwidth achieved

4. Tests that were executed to prove design and plots of the execution of these tests. A test suite should be present for both encryption and decryption with different IDKEY.

Beceriler: FPGA, Verilog / VHDL

Daha fazlasını görün: ios generate rsa key pair, zynq bbram, ug1025, xapp1175, rsa encryption ios example, swift 3 rsa encryption, swift encryption library, rsa encryption swift, different friendster layout sample, magento different store layout, z80 aes encryption, aes net encryption java, implemented domain key bulk, net java aes encryption, description bulk ebay

İşveren Hakkında:
( 0 değerlendirme ) United States

Proje NO: #14856080

Seçilen:

3 gün içinde 155$ USD
(12 Değerlendirme)
3.9

6 freelancer bu iş için ortalamada 155$ teklif veriyor

in 3 gün içinde155$ USD
(85 Değerlendirme)
6.2
ReconLogic

I have experience with Zynq device and zedboard. I can take the core form opencore and develop any glue logic and ARM driver too Relevant Skills and Experience I have M.Sc from Germany and currently working as profess Daha fazlası

in 3 gün içinde300$ USD
(2 Değerlendirme)
2.8
prakashddit

Designed expertise in Verilog and Link Layer functions like scrambler, AES algorithm. Already have experience with the same.

in 4 gün içinde108$ USD
(2 Değerlendirme)
2.0
hammadsamikhan

I m 4+ years experienced in Fpga IP core development.I have also worked on AES and sha implementation in past.I have worked on platform Zynq 7000

in 10 gün içinde110$ USD
(0 Değerlendirme)
0.0
prakashdrj

already have done this project, ping me if you interested.

in 3 gün içinde99$ USD
(0 Değerlendirme)
0.0