Kapalı

Capture Signal Timing

There are two signals, A and Z. During a certain period, Z will always be low, and go high only once. Between any two Z pulses, there will be x A pulses. The purpose of this project is to determine the number of A pulses and the 'even-ness' of the A pulses; whether they're of uniform length during both high as well as low phase; the average high-to-low and low-to-high timings of each A pulse must be determined. This data must be then transferred via serial communication to a PC (using RS485). It is perfectly acceptable to dump raw data to the PC and do all the processing on the PC itself. The average frequency of the A signal will be range between 10 and 50 Khz. The frequency of Z is the same, in the sense of how long Z will remain 'high' before falling back to 0, but it will pulse only once per cycle. Z can be seen as a delimiter indicating the start of each cycle; the data to be collected is for the A signal for the duration of a single such cycle.

Beceriler: FPGA, Verilog / VHDL

Daha fazlasını görün: cash flow timing table from raw data set, excel raw dump data, android capture raw audio, cpld signal timing, capture raw audio video, capture raw photo ipad, rooted android capture raw audio, capture raw photo ios, antenna signal capture program, capture signal internet, ios capture raw image data, vlc capture hdmi signal, ipad raw photo processing, raw post processing, outsource raw post processing, excel capture signal, delphi dbtv signal capture, raw image processing india, need raw post processing, remote deposit capture finished project, capture form, java web crawler image capture, tutorial video capture screen, capture java applets, server side screen capture

İşveren Hakkında:
( 0 değerlendirme ) India

Proje NO: #14763792

9 freelancer bu iş için ortalamada 25863₹ teklif veriyor

in 10 gün içinde27777₹ INR
(288 Değerlendirme)
7.6
raulbehl

Hello! Please check my reviews to know a bit about me and my work. Thank you!

in 20 gün içinde30000₹ INR
(47 Değerlendirme)
5.6
in 10 gün içinde27777₹ INR
(1 Değerlendirme)
3.8
jambakhtiar

Will provide complete design with simulation result Relevant Skills and Experience Verilog, FPGA, RS232, RS485 Proposed Milestones ₹27777 INR - milestone How much time you needed it in.

in 10 gün içinde27777₹ INR
(4 Değerlendirme)
1.5
Protronics1

A proposal has not yet been provided

in 2 gün içinde41250₹ INR
(1 Değerlendirme)
1.2
in 3 gün içinde13888₹ INR
(0 Değerlendirme)
0.0
in 10 gün içinde22222₹ INR
(0 Değerlendirme)
0.0
buddyatwork

i will use a ARM Cortex A7 series microcontroller for that. i will capture status of two DIs at freq of 100 khz and send them using DMA to computer via RS485. the processing can be done on the computer. a high speed Daha fazlası

in 12 gün içinde14300₹ INR
(0 Değerlendirme)
0.0
segodron

A proposal has not yet been provided

in 10 gün içinde27777₹ INR
(0 Değerlendirme)
0.0