Kapalı

Expert free lancer with UVM,SV knowledge

Bu iş için 6 freelancer ortalamada ₹1142/saat teklif veriyor

IslamAdam998

Dear sir, I am a digital design engineer expert in FPGA and ASIC design flows using Verilog and VHDL programming. Also, I am experienced with Vivado, ISE, Vivado IPs, SDK, Quartus, Design Compiler, IC Compiler and ot Daha Fazla

₹1000 INR / saat tutarından itibaren
(21 Değerlendirme)
4.4
moaazkh96

Hi, I am digital design engineer, I have a broad knowledge of digital design in ASIC and FPGA using both VHDL and Verilog. I am using Vivado, ISE, and Quartus for FPGA, using DC, ICC, and prime-time for ASIC. and UVM Daha Fazla

₹900 INR / saat tutarından itibaren
(31 Değerlendirme)
4.6
geethageetu

Hi Client, I have experince in vlsi design and veriffication,I am working on diffrent tools like Xilinx,Vivado,Questa sim,ect.... I am sure i will help in your [login to view URL] you want more discussion you can freely conta Daha Fazla

₹1500 INR / saat tutarından itibaren
(0 Değerlendirme)
0.0
milosivanovic91

Hi, I have experince in digital design verification in IP and SoC level. I use UVM, create testbench, write tests using systemverilog, collect coverage mertics. I have knowledge in Cadence tools like NcSim, IMC and V Daha Fazla

₹1250 INR / saat tutarından itibaren
(0 Değerlendirme)
0.0
nagarjuna3303

• Over 2.7 years’ of experience in functional verification of ASIC and IP’s using Verilog, System verilog and UVM,UVM RAL. • Experience in development of verification plan and verification environment at IP level. Daha Fazla

₹1000 INR / saat tutarından itibaren
(0 Değerlendirme)
0.0
smitianraj2005

I have got experience in ASIC verification skills,with 10+ years experience Technical Skills: Operating System: Windows10, Ubuntu, VNC server on Linux using vim/gvim editor HDL-HVL Languages: Verilog, System Verilo Daha Fazla

₹1200 INR / saat tutarından itibaren
(0 Değerlendirme)
0.0