Kapalı

SystemVerilog and UVM.

Bu iş için 4 freelancer ortalamada ₹8056 teklif veriyor

raulbehl

Hey! Please check my reviews and profile to know more about me and my work. It’d be great if I could help you out!

₹11111 INR in 30 gün içinde
(77 Değerlendirme)
6.1
moaazkh96

hi, I am a senior digital design engineer, I have a wide knowledge in digital design in ASIC and FPGA using both VHDL and Verilog. I am using Vivado, ISE and Quartise. I am an online tutor in digital design and syste Daha Fazla

₹5000 INR in 7 gün içinde
(6 Değerlendirme)
3.3
suryanil

Experienced Verification Engineer with 6years of experience. Expertised in SV and UVM. Please contact me to discuss details of my teaching plan along with projects.

₹11111 INR in 30 gün içinde
(0 Değerlendirme)
0.0
amit20112011

Hi, I have 8+ year of experience in system Verilog and UVM. I will teach you the basics with clear concepts and simple examples. You can take one demo first and then you can decide. Thanks, Amit

₹5000 INR in 30 gün içinde
(0 Değerlendirme)
0.0