Freelancer logosu Nasıl Çalışırİşlere Göz Atın
Giriş Kaydolun
Bir Proje İlan Edin
Profil kapak fotoğrafı
Şu anda adlı kullanıcıyı takip ediyorsunuz
Kullanıcıyı takip etmede hata.
Bu kullanıcı kullanıcıların kendisini takip etmesine izin vermiyor.
Zaten bu kullanıcıyı takip ediyorsunuz.
Üyelik planınız sadece 0 takibe izin veriyor. Buradan yükseltme yapın.
başarılı bir şekilde takipten çıkarıldı
Kullanıcının takip edilmesinde hata.
adlı kullanıcıyı başarılı bir şekilde tavsiye ettiniz
Kullanıcıyı tavsiye etmede hata.
Bir şeyler yanlış gitti. Lütfen sayfayı yenileyin ve tekrar deneyin.
E-posta başarılı bir şekilde doğrulandı.
Kullanıcı Avatarı
$20 USD / saat
 ESTONIA bayrağı
tallinn, estonia
$20 USD / saat
Şu anda burada saat 10:47 ÖÖ
Haziran 12, 2020 tarihinde katıldı
0 Tavsiye

Pavel M.

@botnursery

 5,0 (2 değerlendirme)
1,6
1,6
100%
100%
$20 USD / saat
 ESTONIA bayrağı
tallinn, estonia
$20 USD / saat
%100
Tamamlanmış İş
%100
Bütçe Dahilinde
%100
Zamanında
Mevcut değil
Tekrar İşe Alınma Oranı

FinTech & FPGA design

fpga design, digital electronics, low-level programming, radio electronic devices and systems, financial and cryptographic applications
Freelancer Electronics Engineers Estonia
Electronics Engineers freelancerlarından Estonia içinden olanlarının tümünü görün.

Pavel M. ile işiniz hakkında iletişime geçin

Detayları sohbet üzerinden tartışmak için giriş yapın.

Portföy

8689735
ZYNQ-7000 EBAZ4205 Minimum Board Operating Configuration EBAZ4205 is mining board used in Ebang Ebit E9+ bitcoin miner machine. This board features 256MB DDR3 memory, 128MB NAND Flash memory, 10/100MBit Ethernet and speed grade -1 Zynq 7010 ** New additions and changes in this fork: https://github.com/botnursery/EBAZ4205-Minimum-Board-Operating-Configuration
ZYNQ EBAZ4205 Base Configuration Design Project
ZYNQ-7000 EBAZ4205 Minimum Board Operating Configuration EBAZ4205 is mining board used in Ebang Ebit E9+ bitcoin miner machine. This board features 256MB DDR3 memory, 128MB NAND Flash memory, 10/100MBit Ethernet and speed grade -1 Zynq 7010 ** New additions and changes in this fork: https://github.com/botnursery/EBAZ4205-Minimum-Board-Operating-Configuration
ZYNQ EBAZ4205 Base Configuration Design Project
6641105
Datasheet on SHA256 hash checker IP (intellectual property virtual component) including verilog sourses https://github.com/botnursery/METRICSgit SHA256 hash checker can be used for massive hash reconciliation or in Bitcoin miners designs.
Datasheet on Verilog SHA256 hasher IP core
Datasheet on SHA256 hash checker IP (intellectual property virtual component) including verilog sourses https://github.com/botnursery/METRICSgit SHA256 hash checker can be used for massive hash reconciliation or in Bitcoin miners designs.
Datasheet on Verilog SHA256 hasher IP core
Datasheet on Verilog SHA256 hasher IP core
8681459
FSM (finit state machine) in Verilog to control the taillights of a 1965 Ford Thunderbird modeling
Finit State Machine to control Ford Thunderbir taillights
FSM (finit state machine) in Verilog to control the taillights of a 1965 Ford Thunderbird modeling
Finit State Machine to control Ford Thunderbir taillights
FSM (finit state machine) in Verilog to control the taillights of a 1965 Ford Thunderbird modeling
Finit State Machine to control Ford Thunderbir taillights
7212855
C++/ Quartus/ Cyclone IV/ RTL
NIOS II system with SDRAM mapped to VGA
C++/ Quartus/ Cyclone IV/ RTL
NIOS II system with SDRAM mapped to VGA
7431229
Low level coded (on asembler) module for AVR ATmega328P. ADC to pulse-position modulation (PPM) XY chanels encoder.
PPM (Pulse-position modulation) module
Low level coded (on asembler) module for AVR ATmega328P. ADC to pulse-position modulation (PPM) XY chanels encoder.
PPM (Pulse-position modulation) module
7129210
AES circuit and their testbench. Rijndael substitution box are implemented on forward s-box. The key length is 128 bits. https://github.com/botnursery/METRICSgit based on https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog
Using the AES encryption module in Xilinx Vivado
AES circuit and their testbench. Rijndael substitution box are implemented on forward s-box. The key length is 128 bits. https://github.com/botnursery/METRICSgit based on https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog
Using the AES encryption module in Xilinx Vivado
8689735
ZYNQ-7000 EBAZ4205 Minimum Board Operating Configuration EBAZ4205 is mining board used in Ebang Ebit E9+ bitcoin miner machine. This board features 256MB DDR3 memory, 128MB NAND Flash memory, 10/100MBit Ethernet and speed grade -1 Zynq 7010 ** New additions and changes in this fork: https://github.com/botnursery/EBAZ4205-Minimum-Board-Operating-Configuration
ZYNQ EBAZ4205 Base Configuration Design Project
ZYNQ-7000 EBAZ4205 Minimum Board Operating Configuration EBAZ4205 is mining board used in Ebang Ebit E9+ bitcoin miner machine. This board features 256MB DDR3 memory, 128MB NAND Flash memory, 10/100MBit Ethernet and speed grade -1 Zynq 7010 ** New additions and changes in this fork: https://github.com/botnursery/EBAZ4205-Minimum-Board-Operating-Configuration
ZYNQ EBAZ4205 Base Configuration Design Project
6641105
Datasheet on SHA256 hash checker IP (intellectual property virtual component) including verilog sourses https://github.com/botnursery/METRICSgit SHA256 hash checker can be used for massive hash reconciliation or in Bitcoin miners designs.
Datasheet on Verilog SHA256 hasher IP core
Datasheet on SHA256 hash checker IP (intellectual property virtual component) including verilog sourses https://github.com/botnursery/METRICSgit SHA256 hash checker can be used for massive hash reconciliation or in Bitcoin miners designs.
Datasheet on Verilog SHA256 hasher IP core
Datasheet on Verilog SHA256 hasher IP core
8681459
FSM (finit state machine) in Verilog to control the taillights of a 1965 Ford Thunderbird modeling
Finit State Machine to control Ford Thunderbir taillights
FSM (finit state machine) in Verilog to control the taillights of a 1965 Ford Thunderbird modeling
Finit State Machine to control Ford Thunderbir taillights
FSM (finit state machine) in Verilog to control the taillights of a 1965 Ford Thunderbird modeling
Finit State Machine to control Ford Thunderbir taillights
7212855
C++/ Quartus/ Cyclone IV/ RTL
NIOS II system with SDRAM mapped to VGA
C++/ Quartus/ Cyclone IV/ RTL
NIOS II system with SDRAM mapped to VGA
7431229
Low level coded (on asembler) module for AVR ATmega328P. ADC to pulse-position modulation (PPM) XY chanels encoder.
PPM (Pulse-position modulation) module
Low level coded (on asembler) module for AVR ATmega328P. ADC to pulse-position modulation (PPM) XY chanels encoder.
PPM (Pulse-position modulation) module
7129210
AES circuit and their testbench. Rijndael substitution box are implemented on forward s-box. The key length is 128 bits. https://github.com/botnursery/METRICSgit based on https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog
Using the AES encryption module in Xilinx Vivado
AES circuit and their testbench. Rijndael substitution box are implemented on forward s-box. The key length is 128 bits. https://github.com/botnursery/METRICSgit based on https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog
Using the AES encryption module in Xilinx Vivado

Değerlendirmeler

Değişiklikler kaydedildi
2 değerlendirme içinden 1 - 2 arasındakiler gösteriliyor
 Değerlendirmeleri filtreleme kriteri:
5,0
€30,00 EUR
Quartus Prime (FPGA Intel) Programming Expertise
Pavel was stellar. I have worked with a lot of excellent freelancers in my time but Pavel was constantly going above and beyond to deliver on the project. Without his help the project would have suffered, and instead, with the results he procured the project has really delivered. I cannot emphasize enough what an excellent help Pavel was. Timely, accurate, responsive, on-budget and ultimately more than eager to actually help!
Electronics
Verilog / VHDL
Microcontroller
Electrical Engineering
FPGA
L
bayrağı Luis L.
@luislopez1994
•
3 yıl önce
5,0
$30,00 USD
Find FPGA expert - pin assignment
Thanks Pavel. I will contact you again on next job
Electronics
Verilog / VHDL
Microcontroller
Electrical Engineering
FPGA
B
Closed User
@bwtxzj
•
4 yıl önce

Deneyim

Team Lead, Developer

METRICS Directions OU
Kas 2011 - Şu anda
Startup working group in development and implementation (FinTech). Development of hardware (FPGA) miner, adaptation of the SHA256 hashing for RTL layout in Verilog, analysis of time constraints and clock frequency, preparation of a testbenches. Design and development of DeFi smart contracts (Solidity). Deploying lightning network nodes (LND/LNbits), inspect and maintain functionality. Algorithm development and implementation.

Senior Specialist

IT departments Top10 Russian banks
Ara 2000 - Mar 2008 (7 yıl, 3 ay)
Participation, coordinator and developer in Project working groups in design, deployment and support of the corporate information system

Eğitim

Magister

Vysšaja Škola Ekonomiki, Russian Federation 1994 - 1996
(2 yıl)

Engineer of radio electronic devices and systems

Moskovskij Energeticeskij Institut (Tehniceskij Universitet), Russian Federation 1978 - 1984
(6 yıl)

Nitelikler

Specialization

University at Buffalo
2022
Blockchain Smart Contracts Decentralized Applications (Dapps) Blockchain Platforms

Certificate

Vanderbilt University
2020
MATLAB Programming for Engineers and Scientists

Certificate

Politecnico di Milano
2020
Developing FPGA-accelerated cloud applications with SDAccel

Yayınlar

Specifications

GitHub
https://github.com/botnursery/METRICSgit

Pavel M. ile işiniz hakkında iletişime geçin

Detayları sohbet üzerinden tartışmak için giriş yapın.

Doğrulamalar

Tercih Edilen Freelancer
Kimlik Onaylı
Ödeme Onaylı
Telefon Onaylı
E-posta Onaylı
Facebook Bağlantılı

Önde Gelen Beceriler

Electronics 2
Verilog / VHDL 2
Microcontroller 2
FPGA 2
Project Management

Benzer Freelancerlara Göz Atın

Electronics Engineers in Estonia
Electronics Engineers
Verilog / VHDL Designers
Microcontroller Developers

Benzer Vitrinlere Göz Atın

Electronics
Verilog / VHDL
Microcontroller
FPGA
Önceki Kullanıcı Sonraki Kullanıcı
Davet başarılı bir şekilde gönderildi!
Teşekkürler! Ücretsiz kredinizi talep etmeniz için size bir bağlantı gönderdik.
E-postanız gönderilirken bir şeyler yanlış gitti. Lütfen tekrar deneyin.
Freelancer logosu Turkey / Türkçe Yardım ve Destek FreeelancerKategorilerProjelerYarışmalarFreelancerlar Enterprise ÜyelikTercih Edilen Freelancer ProgramıProje YönetimiYerel İşlerPhoto AnywhereVitrinGeliştiriciler için APIOnaylanınDesktop App HakkındaHakkımızdaNasıl İşlerGüvenlikYatırımcıSite haritasıHikâyelerHaberlerTakımÖdüllerBasın BildirileriKariyer ŞartlarGizlilik PolitikasıŞartlar ve KoşullarTelif Hakkı Politikasıİş Etiği KurallarıÜcret ve BedellerPartnerlerEscrow.comLoadshiftWarrior Forum UygulamalarApple App Store logosu Google Play Logosu
Panoya kopyalama başarısız, lütfen izinlerinizi düzenledikten sonra tekrar deneyin.
Panoya kopyalandı.
Kayıtlı Kullanıcı İlan Edlien Toplam İş
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Ön izleme yükleniyor
Coğrafik konum için izin verildi.
Giriş oturumunuzun süresi doldu ve çıkış yaptınız. Lütfen tekrar giriş yapın.